View UBA2033_1821208.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

d a t a sh eet product speci?cation 2002 oct 08 integrated circuits UBA2033 hf full bridge driver ic
2002 oct 08 2 philips semiconductors product speci?cation hf full bridge driver ic UBA2033 features full bridge driver circuit integrated bootstrap diodes integrated high voltage level shift function high voltage input for the internal supply voltage 550 v maximum voltage bridge disable function input for start-up delay adjustable oscillator frequency predefined bridge position during start-up. applications the UBA2033 can drive (via the mosfets) any kind of load in a full bridge configuration the circuit is especially designed as a commutator for high intensity discharge (hid) lamps. general description the UBA2033 is a high voltage monolithic integrated circuit made in the ez-hv soi process. the circuit is designed for driving the mosfets in a full bridge configuration. in addition, it features a disable function, an internal adjustable oscillator and an external drive function with a low-voltage level shifter for driving the bridge. to guarantee an accurate 50% duty factor, the oscillator signal can be passed through a divider before being fed to the output driver. ordering information type number package name description version UBA2033ts ssop28 plastic shrink small outline package; 28 leads; body width 5.3 mm sot341-1
2002 oct 08 3 philips semiconductors product speci?cation hf full bridge driver ic UBA2033 block diagram handbook, full pagewidth mbl457 low voltage level shifter oscillator stabilizer uvlo hv sgnd v dd rc su bd high voltage level shifter higher left driver lower right driver lower left driver higher right driver logic signal generator logic 2 13 10 12 11 1.29 v 2 13 extdr + lvs - lvs dd 4, 5, 7, 8, 18, 19, 22, 24, 25 n.c. 20 gll 21 pgnd 23 glr 26 shr 28 ghr 15 ghl 27 fsr 17 shl 16 fsl UBA2033ts 14 9 6 bridge disable fig.1 block diagram.
2002 oct 08 4 philips semiconductors product speci?cation hf full bridge driver ic UBA2033 pinning symbol pin description - lvs 1 negative supply voltage (for logic input) extdr 2 oscillator signal input + lvs 3 positive supply voltage (for logic input) n.c. 4 not connected n.c. 5 not connected hv 6 high voltage supply input n.c. 7 not connected n.c. 8 not connected v dd 9 internal low voltage supply su 10 input signal for start-up delay dd 11 divider disable input bd 12 bridge disable control input rc 13 rc input for internal oscillator sgnd 14 signal ground ghl 15 gate of higher left output mosfet fsl 16 ?oating supply voltage left shl 17 source of higher left mosfet n.c. 18 not connected n.c. 19 not connected gll 20 gate of lower left output mosfet pgnd 21 power ground n.c. 22 not connected glr 23 gate of lower right output mosfet n.c. 24 not connected n.c. 25 not connected shr 26 source of higher right mosfet fsr 27 ?oating supply voltage right ghr 28 gate of higher right output mosfet handbook, halfpage UBA2033ts mbl458 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 extdr n.c. n.c. hv n.c. n.c. v dd su dd bd rc sgnd ghr fsr shr n.c. n.c. glr n.c. pgnd gll n.c. n.c. shl fsl ghl + lvs - lvs fig.2 pin configuration.
2002 oct 08 5 philips semiconductors product speci?cation hf full bridge driver ic UBA2033 functional description supply voltage the UBA2033 is powered by a supply voltage applied to pin hv, for instance the supply voltage of the full bridge. the ic generates its own low supply voltage for the internal circuitry. therefore an additional low voltage supply is not required. a capacitor has to be connected to pin v dd to obtain a ripple-free internal supply voltage. the circuit can also be powered by a low voltage supply directly applied to pin v dd . in this case pin hv should be connected to pin v dd or sgnd. start-up with an increasing supply voltage the ic enters the start-up state; the higher power transistors are kept off and the lower power transistors are switched on. during the start-up state the bootstrap capacitors are charged and the bridge output current is zero. the start-up state is defined until v dd =v dd(uvlo) , where uvlo stands for under voltage lock-out. the state of the outputs during the start-up phase is overruled by the bridge disable function. release of the power drive at the moment the supply voltage on pin v dd or hv exceeds the level of release power drive, the output voltage of the bridge depends on the control signal on pin extdr (see table 1). the bridge position after start-up, disable, or delayed start-up (via pin su) depends on the status of the pins dd and extdr. if pin dd = low (divider enabled) the bridge will start in the pre-defined position: pin glr and pin ghl = high and pin gll and pin ghr = low. if pin dd = high (divider disabled) the bridge position will depend on the status of pin extdr. if the supply voltage on pin v dd or hv decreases and drops below the reset level of power drive the ic enters the start-up state again. oscillation at the point where the supply voltage on pin hv crosses the level of release power drive, the bridge begins commutating between the following two defined states: higher left and lower right mosfets on, higher right and lower left mosfets off higher left and lower right mosfets off, higher right and lower left mosfets on. the oscillation can take place in three different modes: internal oscillator mode. in this mode the bridge commutating frequency is determined by the values of an external resistor (r osc ) and capacitor (c osc ). in this mode pin extdr must be connected to pin + lvs. to realize an accurate 50% duty factor, the internal divider should be used. the internal divider is enabled by connecting pin dd to sgnd. due to the presence of the divider the bridge frequency is half the oscillator frequency. the commutation of the bridge will take place at the falling edge of the signal on pin rc. to minimize the current consumption pins + lvs, - lvs and extdr can be connected together to either pin sgnd or v dd . in this way the current source in the logic voltage supply circuit is shut off. external oscillator mode without the internal divider. in the external oscillator mode the external source is connected to pin extdr and pin rc is short-circuited to pin sgnd to disable the internal oscillator. if the internal divider is disabled (pin dd = v dd ) the duty factor of the bridge output signal is determined by the external oscillator signal and the bridge frequency equals the external oscillator frequency. external oscillator mode with the internal divider. the external oscillator mode can also be used with the internal divider function enabled (pin rc and pin dd = sgnd). due to the presence of the divider the bridge frequency is half the external oscillator frequency. the commutation of the bridge is triggered by the falling edge of the extdr signal with respect to v - lvs . the design equation for the bridge oscillator frequency is: non-overlap time the non-overlap time is the time between turning off the conducting pair of mosfets and turning on the next pair. the non-overlap time is internally fixed to a very small value, which allows an hid system to operate with a very small phase difference between load current and full bridge voltage (pins shl and shr). especially when igniting an hid lamp via a lc resonance circuit, a small dead time is essential. the high maximum operating frequency, together with a small dead time, also gives the opportunity to ignite the hid lamp at the third harmonic of the full bridge voltage, thereby reducing costs in the magnetic power components. f bridge 1 k osc r osc c osc () -------------------------------------------------- =
2002 oct 08 6 philips semiconductors product speci?cation hf full bridge driver ic UBA2033 dead time can be increased by adding a resistor (for slowly turning on the full bridge power fets) and a diode (for quickly turning off the full bridge power fets) in parallel, both in series with the gate drivers (see fig.3). divider function if pin dd = sgnd, then the divider function is enabled/present. if the divider function is present there is no direct relation between the position of the bridge output and the status of pin extdr. start-up delay normally, the circuit starts oscillating as soon as pin v dd or hv reaches the level of release power drive. at this moment the gate drive voltage is equal to the voltage on pin v dd for the low side transistors and v dd - 0.6 v for the high side transistors. if this voltage is too low for sufficient drive of the mosfets the release of the power drive can be delayed via pin su. a simple rc filter (r between pins v dd and su; c between pins su and sgnd) can be used to make a delay, or a control signal from a processor can be used. bridge disable the bridge disable function can be used to switch off all the mosfets as soon as the voltage on pin bd exceeds the bridge disable voltage (1.29 v). the bridge disable function overrules all the other states. table 1 logic table; note 1 note 1. x = dont care a) bd, su and dd logic levels are with respect to sgnd b) extdr logic levels are with respect to v - lvs c) ghl logic levels are with respect to shl d) ghr logic levels are with respect to shr e) gll and glr logic levels are with respect to pgnd f) if pin dd = low the bridge enters the state (oscillation state and pin bd = low and pin su = high) in the pre-defined position pin ghl and pin glr = high and pin gll and pin ghr = low. device status inputs outputs bd su dd extdr ghl ghr gll glr start-up state high x x x low low low low low x x x low low high high oscillation state high x x x low low low low low low x x low low high high low high high high low high high low low high low low high low high low low high low low high low-to-high high high-to-low low high high low
2002 oct 08 7 philips semiconductors product speci?cation hf full bridge driver ic UBA2033 limiting values in accordance with the absolute maximum rating system (iec 60134); all voltages are measured with respect to sgnd; positive currents ?ow into the ic. note 1. in accordance with the human body model (hbm): equivalent to discharging a 100 pf capacitor through a 1.5 k w series resistor. symbol parameter conditions min. max. unit v dd supply voltage (low voltage) dc value 0 14 v transient at t < 0.1 m s 0 17 v v hv supply voltage (high voltage) 0 550 v v fsl ?oating supply voltage left v shl =v shr = 550 v 0 564 v v shl =v shr = 0 v 0 14 v v fsr ?oating supply voltage right v shl =v shr = 550 v 0 564 v v shl =v shr = 0 v 0 14 v v shl source voltage for higher left mosfets with respect to pgnd and sgnd - 3 +550 v with respect to sgnd; t < 1 m s - 14 - v v shr source voltage for higher right mosfets with respect to pgnd and sgnd - 3 +550 v with respect to sgnd; t < 1 m s - 14 - v v pgnd power ground voltage with respect to sgnd 0 5 v v - lv s negative supply voltage for logic input - 0.9 +17 v i - lv s negative supply current for logic input pin extdr = high - 1 - ma v + lv s positive supply voltage for logic input v hv = 0 v; dc value 0 14 v transient at t < 0.1 m s 0 17 v v i(extdr) input voltage from external oscillator on pin extdr with respect to v - lv s 0v + lv s v v i(rc) input voltage on pin rc dc value 0 v dd v transient at t < 0.1 m s 0 17 v v i(su) input voltage on pin su dc value 0 v dd v transient at t < 0.1 m s 0 17 v v i(bd) input voltage on pin bd dc value 0 v dd v transient at t < 0.1 m s 0 17 v v i(dd) input voltage on pin dd dc value 0 v dd v transient at t < 0.1 m s 0 17 v sr slew rate at output pins repetitive 0 4 v/ns t j junction temperature - 40 +150 c t amb ambient temperature - 40 +150 c t stg storage temperature - 55 +150 c v esd electrostatic discharge voltage on pins hv, + lv s, - lvs, extdr, fsl, ghl, shl, shr, ghr and fsr note 1 - 900 v
2002 oct 08 8 philips semiconductors product speci?cation hf full bridge driver ic UBA2033 thermal characteristics quality specification in accordance with snw-fq-611d . characteristics t j =25 c; all voltages are measured with respect to sgnd; positive currents ?ow into the ic; unless otherwise speci?ed. symbol parameter conditions value unit r th(j-a) thermal resistance from junction to ambient in free air 100 k/w symbol parameter conditions min. typ. max. unit high voltage i hv high voltage supply current t < 0.5 s and v hv = 550 v 0 - 30 m a i fsl , i fsr high voltage ?oating supply current t < 0.5 s and v fsl =v fsr = 564 v 0 - 30 m a start-up; powered via pin hv i i(hv) hv input current v hv = 11 v; note 1 - 0.5 1.0 ma v hv(rel) level of release power drive voltage 11 12.5 14 v v hv(uvlo) reset level of power drive voltage 8.5 10 11.5 v v hv(hys) hv hysteresis voltage 2.0 2.5 3.0 v v dd internal supply voltage v hv = 20 v 10.5 11.5 13.5 v start-up; powered via pin v dd i i(dd) v dd input current v dd = 8.25 v; note 2 - 0.5 1.0 ma v dd(rel) level of release power drive voltage 8.25 9.0 9.75 v v dd(uvlo) reset level of power drive voltage 5.75 6.5 7.25 v v dd(hys) hysteresis voltage 2.0 2.5 3.0 v output stage r on(h) higher mosfets on resistance v fsr =v fsl = 12 v (with respect to shr and shl); i source =50ma 15 21 26 w r off(h) higher mosfets off resistance v fsr =v fsl = 12 v (with respect to shr and shl); i sink =50ma 91418 w r on(l) lower mosfets on resistance v dd =12v; i source =50ma 15 21 26 w r off(l) lower mosfets off resistance v dd =12v; i sink = 50 ma 9 14 18 w i o(source) output source current v dd =v fsl =v fsr =12v; v ghr =v ghl =v glr =v gll =0v 130 180 - ma i o(sink) output sink current v dd =v fsl =v fsr =12v; v ghr =v ghl =v glr =v gll =12v 150 200 - ma v diode bootstrap diode voltage drop i diode = 20 ma 1.7 2.1 2.5 v t no non-overlap time -- 250 ns v fsl hs lockout voltage left 3.0 4.0 5.0 v
2002 oct 08 9 philips semiconductors product speci?cation hf full bridge driver ic UBA2033 notes 1. the current is specified without commutation of the bridge. the current into pin hv is limited by a thermal protection circuit. the current is limited to 11 ma at t j = 150 c. 2. the current is specified without commutation of the bridge and pin hv is connected to v dd . 3. the minimum frequency is mainly determined by the value of the bootstrap capacitors. v fsr hs lockout voltage right 3.0 4.0 5.0 v i fsl fs supply current left v fsl =12v 2 4 6 m a i fsr fs supply current right v fsr =12v 246 m a dd input v ih high-level input voltage v dd =12v 6 -- v v il low-level input voltage -- 3v i i(dd) input current into pin dd -- 1 m a su input v ih high-level input voltage v dd =12v 4 -- v v il low-level input voltage -- 2v i i(su) input current into pin su -- 1 m a external drive input v ih high-level input voltage with respect to v - lv s 4.0 -- v v il low-level input voltage with respect to v - lv s -- 1.0 v i i(extdr) input current into pin extdr -- 1 m a f bridge bridge frequency note 3 -- 250 khz low voltage logic supply i + lv s low voltage supply current v + lv s =v extdr = 5.75 to 14 v with respect to v - lv s - 250 500 m a v + lv s low voltage supply voltage with respect to v - lv s 5.75 - 14 v bridge disable input v ref(dis) disable reference voltage 1.23 1.29 1.35 v i i(bd) disable input current -- 1 m a internal oscillator f bridge bridge oscillating frequency note 3 -- 100 khz d f osc(t) oscillator frequency variation with temperature f bridge = 250 hz and t amb = - 40 to +150 c - 10 0 +10 % d f osc(vdd) oscillator frequency variation with v dd f bridge = 250 hz and v dd = 7.25 to 14 v - 10 0 +10 % k h high level trip point v rc(high) =k h v dd 0.38 0.4 0.42 k l low level trip point v rc(low) =k l v dd - 0.01 - k osc oscillator constant f bridge = 250 hz 0.94 1.02 1.10 r ext external resistor to v dd 100 -- k w symbol parameter conditions min. typ. max. unit
2002 oct 08 10 philips semiconductors product speci?cation hf full bridge driver ic UBA2033 application information basic application a basic full bridge configuration with an hid lamp is shown in fig.3. the bridge disable, the start-up delay and the external drive functions are not used in this application. the pins - lvs, + lvs, extdr and bd are short-circuited to sgnd. the internal oscillator is used and to realize a 50% duty cycle the internal divider function has to be used by connecting pin dd to sgnd. the ic is powered by the high voltage supply. because the internal oscillator is used, the bridge commutating frequency is determined by the values of r osc and c osc . the bridge starts oscillating when the hv supply voltage exceeds the level of release power drive (typically 12.5 v on pin hv). if the supply voltage on pin hv drops below the reset level of power drive (typically 10 v on pin hv), the UBA2033 enters the start-up state. handbook, full pagewidth UBA2033ts v dd extdr sgnd hv su dd bd rc ghr fsr shr glr r>100 w r>100 w r>100 w r>100 w gll shl fsl ghl pgnd 1 2 3 6 9 10 11 12 13 14 28 27 26 23 21 20 17 16 15 ignitor c i c 3 c 1 c 2 r osc c osc lr hr ll hl high voltage 550 v (max) gnd mbl459 + lvs - lvs fig.3 basic configuration.
2002 oct 08 11 philips semiconductors product speci?cation hf full bridge driver ic UBA2033 application with external control figure 4 shows an application containing a system ground-referenced control circuit. pin + lvs can be connected to the same supply as the external oscillator control unit and pin - lvs is connected to sgnd. pin rc is short-circuited to sgnd. the bridge commutation frequency is determined by the external oscillator. the bridge disable input (pin bd) can be used to immediately turn off all four mosfets in the full bridge. handbook, full pagewidth UBA2033ts v dd extdr sgnd hv su dd bd rc ghr fsr shr glr r>100 w r>100 w r>100 w r>100 w gll shl fsl ghl pgnd 1 2 3 6 9 10 11 12 13 14 28 27 26 23 21 20 17 16 15 ignitor c i c 1 c 2 c 3 lr hr ll hl high voltage 550 v (max) gnd mbl460 external oscillator control circuit low voltage + lvs - lvs fig.4 external control configuration.
2002 oct 08 12 philips semiconductors product speci?cation hf full bridge driver ic UBA2033 additional application information g ate resistors at ignition of an hid lamp, a large emc spark occurs. this can result in a large voltage transient or oscillation at the gates of the full bridge mosfets (ll, lr, hr and hl). when these gates are directly coupled to the gate drivers (pins ghr, glr, ghl and gll), voltage overstress of the driver outputs may occur. therefore it is advised to add a resistor with a minimum value of 100 w in series with each gate driver to isolate the gate driver outputs from the actual power mosfets gate. dead time can also be adjusted via the combination gate resistor and gate-source capacitance. g ate charge and supply current at high frequency use the total gate current needed to charge the gates of the power mosfets equals: where: i gate = gate current f bridge = bridge frequency q gate = gate charge. this current is supplied via the internal low voltage supply (v dd ). since this current is limited to 11 ma (see characteristics table note 1), at higher frequencies and with mosfets having a relative high gate charge, this maximum v dd supply current may not be sufficient anymore. as a result the internal low voltage supply (v dd ) and the gate drive voltage will drop resulting in an increase of the higher resistance (r on ) of the full bridge mosfets. in this case an auxiliary low voltage supply is necessary. i gate 4f bridge q gate =
2002 oct 08 13 philips semiconductors product speci?cation hf full bridge driver ic UBA2033 package outline unit a 1 a 2 a 3 b p cd (1) e (1) (1) eh e ll p qz y w v q references outline version european projection issue date iec jedec eiaj mm 0.21 0.05 1.80 1.65 0.38 0.25 0.20 0.09 10.4 10.0 5.4 5.2 0.65 1.25 7.9 7.6 0.9 0.7 1.1 0.7 8 0 o o 0.13 0.1 0.2 dimensions (mm are the original dimensions) note 1. plastic or metal protrusions of 0.20 mm maximum per side are not included. 1.03 0.63 sot341-1 mo-150 95-02-04 99-12-27 x w m q a a 1 a 2 b p d h e l p q detail x e z e c l v m a (a ) 3 a 114 28 15 0.25 y pin 1 index 0 2.5 5 mm scale ssop28: plastic shrink small outline package; 28 leads; body width 5.3 mm sot341-1 a max. 2.0
2002 oct 08 14 philips semiconductors product speci?cation hf full bridge driver ic UBA2033 soldering introduction to soldering surface mount packages this text gives a very brief insight to a complex technology. a more in-depth account of soldering ics can be found in our data handbook ic26; integrated circuit packages (document order number 9398 652 90011). there is no soldering method that is ideal for all surface mount ic packages. wave soldering can still be used for certain surface mount ics, but it is not suitable for fine pitch smds. in these situations reflow soldering is recommended. re?ow soldering reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method. typical reflow peak temperatures range from 215 to 250 c. the top-surface temperature of the packages should preferable be kept below 220 c for thick/large packages, and below 235 c for small/thin packages. wave soldering conventional single wave soldering is not recommended for surface mount devices (smds) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems. to overcome these problems the double-wave soldering method was specifically developed. if wave soldering is used the following conditions must be observed for optimal results: use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave. for packages with leads on two sides and a pitch (e): C larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board; C smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board. the footprint must incorporate solder thieves at the downstream end. for packages with leads on four sides, the footprint must be placed at a 45 angle to the transport direction of the printed-circuit board. the footprint must incorporate solder thieves downstream and at the side corners. during placement and before soldering, the package must be fixed with a droplet of adhesive. the adhesive can be applied by screen printing, pin transfer or syringe dispensing. the package can be soldered after the adhesive is cured. typical dwell time is 4 seconds at 250 c. a mildly-activated flux will eliminate the need for removal of corrosive residues in most applications. manual soldering fix the component by first soldering two diagonally-opposite end leads. use a low voltage (24 v or less) soldering iron applied to the flat part of the lead. contact time must be limited to 10 seconds at up to 300 c. when using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 c.
2002 oct 08 15 philips semiconductors product speci?cation hf full bridge driver ic UBA2033 suitability of surface mount ic packages for wave and re?ow soldering methods notes 1. all surface mount (smd) packages are moisture sensitive. depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). for details, refer to the drypack information in the data handbook ic26; integrated circuit packages; section: packing methods . 2. these packages are not suitable for wave soldering. on versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. on versions with the heatsink on the top side, the solder might be deposited on the heatsink surface. 3. if wave soldering is considered, then the package must be placed at a 45 angle to the solder wave direction. the package footprint must incorporate solder thieves downstream and at the side corners. 4. wave soldering is only suitable for lqfp, tqfp and qfp packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm. 5. wave soldering is only suitable for ssop and tssop packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm. package soldering method wave reflow (1) bga, hbga, lfbga, sqfp, tfbga not suitable suitable hbcc, hlqfp, hsqfp, hsop, htqfp, htssop, hvqfn, sms not suitable (2) suitable plcc (3) , so, soj suitable suitable lqfp, qfp, tqfp not recommended (3)(4) suitable ssop, tssop, vso not recommended (5) suitable
2002 oct 08 16 philips semiconductors product speci?cation hf full bridge driver ic UBA2033 data sheet status notes 1. please consult the most recently issued data sheet before initiating or completing a design. 2. the product status of the device(s) described in this data sheet may have changed since this data sheet was published. the latest information is available on the internet at url http://www.semiconductors.philips.com. 3. for data sheets describing multiple type numbers, the highest-level product status determines the data sheet status. level data sheet status (1) product status (2)(3) definition i objective data development this data sheet contains data from the objective specification for product development. philips semiconductors reserves the right to change the specification in any manner without notice. ii preliminary data qualification this data sheet contains data from the preliminary specification. supplementary data will be published at a later date. philips semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. iii product data production this data sheet contains data from the product specification. philips semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. relevant changes will be communicated via a customer product/process change notification (cpcn). definitions short-form specification ? the data in a short-form specification is extracted from a full data sheet with the same type number and title. for detailed information see the relevant data sheet or data handbook. limiting values definition ? limiting values given are in accordance with the absolute maximum rating system (iec 60134). stress above one or more of the limiting values may cause permanent damage to the device. these are stress ratings only and operation of the device at these or at any other conditions above those given in the characteristics sections of the specification is not implied. exposure to limiting values for extended periods may affect device reliability. application information ? applications that are described herein for any of these products are for illustrative purposes only. philips semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification. disclaimers life support applications ? these products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. philips semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify philips semiconductors for any damages resulting from such application. right to make changes ? philips semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. when the product is in full production (status production), relevant changes will be communicated via a customer product/process change notification (cpcn). philips semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.
2002 oct 08 17 philips semiconductors product speci?cation hf full bridge driver ic UBA2033 notes
2002 oct 08 18 philips semiconductors product speci?cation hf full bridge driver ic UBA2033 notes
2002 oct 08 19 philips semiconductors product speci?cation hf full bridge driver ic UBA2033 notes
? koninklijke philips electronics n.v. 2002 sca74 all rights are reserved. reproduction in whole or in part is prohibited without the prior written consent of the copyright owne r. the information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. no liability will be accepted by the publisher for any consequence of its use. publication thereof does not con vey nor imply any license under patent- or other industrial or intellectual property rights. philips semiconductors C a worldwide company contact information for additional information please visit http://www.semiconductors.philips.com . fax: +31 40 27 24825 for sales of?ces addresses send e-mail to: sales.addresses@www.semiconductors.philips.com . printed in the netherlands 613502/01/pp 20 date of release: 2002 oct 08 document order number: 9397 750 09574

▲Up To Search▲

Price & Availability of UBA2033

	To Download UBA2033 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .